DDR3
DDR3 SDRAM The fundamentals of DDR3 SDRAM architecture — voltage, prefetch, bank topology, on-die termination, clocking, and how it handles (and doesn't handle)
Read more →
Tagged
Memory
From the Notebook
DDR4
DDR4 SDRAM The fundamentals of DDR4 SDRAM architecture — voltage, prefetch, bank topology, on-die termination, clocking, and bus error handling. !!! info "The basic DRAM
Read more →DDR4,5,6 Comparison
DDR4 / DDR5 / DDR6 — Focused Comparison A narrower companion to the full DDR3–DDR6 architecture page: this one drops DDR3 and focuses on the three generations
Read more →DDR5
DDR5 SDRAM The fundamentals of DDR5 SDRAM architecture — voltage, prefetch, bank topology, on-die termination, clocking, power delivery, and bus error handling. !!! info "The
Read more →DDR6
DDR6 SDRAM (Draft / Pre-Ratification) The fundamentals of DDR6 SDRAM as currently drafted — voltage, prefetch, channel topology, package, and bus error handling, to the extent
Read more →HBM
HBM (High Bandwidth Memory) Overview A conceptual/reference doc on High Bandwidth Memory — physical architecture, packaging, channel structure, generational evolution through HBM4, and how it
Read more →